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[571 ABSTRACT 
A dynamic logic circuit (AND or OR) utilizes one 
depletion-mode metal-semiconductor FET for pre- 
charging an internal node A, and a plurality of the same 
type of FETs in series, or a FET in parallel with one or 
more of the series connected FETs for implementing 
the logic function. A pair of FETs are connected to 
provide an output inverter with two series diodes for 
level shift. A coupling capacitor may be employed with 
a further FET to provide level shifting required be- 
tween the inverter and the logic circuit output terminal. 
These circuits may be cascaded to form a domino chain. 
7 Claims, 3 Drawing Sheets 
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phases or levels to simplify layout and retain high den- 
In accordance with the present invention, a dynamic 
logic gate (AND or OR) is comprised of a plurality of 
5 MESFETs, hereinafter sometimes referred to simply as 
HIGH-SPEED DYNAMIC DOMINO CIRCUIT sity. 
IMPLEMENTED WITH GAAS MESFETS 
ORIGIN O F  THE INVENTION 
FETs. For an AND gate, a plurality of input FETs are 
connected in series between Vdd and circuit ground. 
One FET of this input stage receives a clock signal and 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions Of Law 96-517 (35 the remaining FETs receive binary data input signals. A 
202) in which the Contractor has elected not to retain node A between the FET and the data FETs is 
coupled to an output terminal by an inverter stage hav- 
ing two level-shift diodes between the inverting FET 
and ground for biasing that FET. Level shifting be- 
tween AND gates in cascade is done by a coupling 
cuits, and more particularly to dynamic GaAs depletion 15 capacity, although a static source follower could be 
mode MESFET (metal-semconductor field-effect substituted for the coupling capacitor, in which case an 
sister) logic gates in which information Propagates output FET is not required for discharging the coupling 
through a chain of gates, rippling from stage to stage as capacitor. That output FET is turned on in synchronism 
in a chain of dominos. with the synchronizing clock of the gate, but of differ- 
20 ent voltage levels. To use this dynamic domino logic 
circuit as an OR gate, an FET is connected in parallel BACKGROUND ART 
Dynamic logic circuits have been used as an effective with one or more of the AND-gate FETs. 
power conservation tool in silicon MOS technology. The novel features that are considered characteristic 
GaAs FETs have been used to implement static logic of this invention are set forth with particularity in the 
and memory circuits in various applications (static 25 appended claims. The invention will best be understood 
RAMS, adders, multipliers, etc.). However, implemen- from the following description when read in connection 
tation of dynamic circuits with GaAs FETs has not with the accompanying drawings. 
been as well developed as its static counterpart due to BRIEF DESCRIPTION OF THE DRAWINGS leakage of the forward biased Schottky barrier gate 
diode of the FETs, and the often critical timing require- 30 FIG. 1 illustrates a prior-art CMOS domino four- 
ments on the clock. Circuits intended for very high 
speed, and not very low power, have been emphasized, 
such as a dynamic frequency dividersand shift registers. 
These circuits used only the concept of the pass transis- 
tor in 
logic (BFL). Consequently, power dissipation was very 
the dynamic circuit, is not fully utilized in this ap- 
proach. 
title. 
TECHNICAL FIELD 
This invention relates to synchronous dynamic cir- 
input AND gate. 
FIG. 2 illustrates a GaAs domino circuit comprised 
of D-mode MESFET in accordance with the Present 
invention with four inputs. 
FIG. 3a illustrates a logic diagram of a chain or AND 
gates comprised Of D-mode cascaded to 
with G ~ A ~  MESFET buffered FET 35 
high. The charge storage, which is the main feature of time as shown in 2, but with 
inputs. 
FIG. 3b is a timing diagram for the circuit to FIG. 3a 
Charge control devices (CCDs) have been imple- 40 operating from a gate enabled by a signal C I  to the final 
output gate. 
FIG. 3c illustrates a circuit comprised of FETs 9, 10 
and 11 used to enable a gate in the diagram of FIG. 3a 
with a control signal c,. This circuit also illustrates how 
may be used as an OR gate by 
by GaAs FETs and show very fast Operation’ 
However, the circuit applications available to the CCD 
are limited, and the need for three- or four-phase clocks 
increases the complexity and power dissipation. The 45 the circuit of FIG. 
high speed logic circuits with an acceptable noise mar- 
gin. While GaAs enhancement or depletion mode MES- 
FETs satisfy the first two criteria in static logic circuits, DETAILED DESCRIPTION OF THE 
it cannot produce high-yield LSINLSI  circuits due to jo INVENTION 
its low noise margins (<200 mV). Dynamic silicon CMOS circuits have found wide- 
Domino circuits were first developed for silicon spread application due to the many perfomance advan- 
CMOS as a means of increasing speed and circuit den- tages provided by the domino approach. A typical 
sity. A domino circuit, as the term is used herein, refers CMOS domino four-input AND gate is shown in FIG. 
to a single stage, the function of which is to propagate 5 j 1 comprises of transistors Q1 through Qe. For conve- 
to the next stage in a chain of stages the logic informa- nience, four series connected NMOS transistors Q~ 
tion developed from information introduced into the through Qs are shown schematically as one with four 
circuit, such as in a 2-inPut Or 4-inPut AND gate, DY- inputs to the gate instead of as four NMOS transistors, 
namic logic circuits have been used as an effective each with a separate gate. All four inputs must be on at 
Power conservation tool in silicon MOS technology. 60 the time the clock goes high in order for the internal 
See R. H. Krambeck, C. M. Lee and H. S. LOW, “High- node A to be connected to circuit ground by the transis- 
speed compact circuits with CMOS, ” IEEE J. Solid tor Q1 during the transfer phase. Otherwise the node A 
State Cir., SC-17, No. 3, pp 614-619, June 1982. is continually connected to Vdd by transistor 4 6 .  By 
incorporating a static inverter (transistors 4 7  and Qs) in 
65 each domino stage (only one of which is shown in FIG. STATEMENT O F  THE INVENTION 
An object of this invention is to implement a dynamic 10, the output will remain low during the precharge 
logic circuit using MESFETs due to the available fabri- clock phase. Thus, the combinational input structure is 
cation technology and to allow no more than two clock never exposed to dc current flow even though only one 
present invention addresses the need for low power, having FETs 1 and 14 connected in parallel, each with 
its separate binary data input. 
4,896,057 
3 4 
clock phase is used. The speed of the gate is enhanced advantage of the negative threshold voltage of the FET 
because the full pull-up current of the precharge phase to reduce gate leakage because it is possible to bias V, 
is available for charging the gate node capacitance. of FET 6 to around zero volt, and there is still enough 
Also, the full pull-down current of the combinational current through FET 6 to quickly pull the output of the 
logic transistors Qi-Qs is available during the evalua- 5 inverter low. By avoiding substantial forward bias on 
tion phase for discharging this node. Because the logic the gate, the leakage current through the gate of FET 6 
is no longer ratioed, very complex combinational func- is minimized. 
tions can be accomplished in a single logic gate struc- Other leakage currents in the circuit are the sub- 
ture. threshold current of FETs 1-4 and the substrate leakage 
Many ofthe advantages of the domino approach also 10 current. The larger the leakage current, the faster the 
are Possible when implemented with GaAs MESFET information will be lost, and the faster the refresh cycle 
Or heterostructure FET (HFET) devices. Other dY- needs to be performed which limits the operation of the 
namic Circuit approaches Were evaluated, but most circuit. The only leakage likely is through the sub- 
were found inconvenient in their implementation or threshold current of FET~ 1-4 if the isolation between 
lacking in performance. For example, circuits employ- 15 the devices is good. The isolation may be improved by 
ing both transmission gates and precharging transistors proton, boron or oxygen bombardment, and the sub- 
require two different 
which was deemed impractica1 in 
The domino AND gate in 
swings, a requirement 
to the 
strate leakage current is quite low for the potential 
differences used in the circuit (10 nA). Subthreshold 
2o voltage level which is easily accomplished by making 
Vss mor- negative. A higher operating temperature 
current can be suppressed by reducing the logic low domino approach. 
shown in requires both n- and p-channel en- 
hancement-mode (E-mode) transistors’ In the present 
invention, shown in FIG. 2, the circuit is composed of 
GaAs 
through 7 which are available with standard MESFET 
fabrication techniques, Therefore, level shifting is 
required for I/O compatibility, which is accomplished 
by a FET 8. The input stage comprises of FETs 1-5 is 
would increase this leakage current and, consequently, 
low-frequency operation might be restricted. However, 
the low power dissipation of these circuits reduces the 
25 possibility of heating problems in commercial use. Also, 
this circuit is most attractive for high-speed applications 
with ‘lock frequencies Over loo MHz’ 
Even though the level shifting required for the deple- 
(-- D-mode 
(referred to hereinafter as FETs 
used to compute the input 
the charge on the gate capacitor and predischarge the 
input of the next domino circuit. 
logic. The 3o tion mode is a nuisance, the low gate leakage current, 
ble if the circuit were implemented with E-mode de- 
vices. With FET threshold voltage V r a s  low as - l V, 
inverter stage comprises of FETs 6 and 7 is used to store high noise margin$ and high speeds not be POssi- 
The basic domino circuit operations are: (1) when the 
clock $11 is high, it precharges the internal node A, and 35 required, i.e., separate synchronous and in phase 
predischarges the output to Vss, and (2) when the clock 
level-shifted single-phase clock $11 and 6 1 2  are also 
$1 1 and $12 are required at different levels, both 
is low, FET 5 is cut off, and the charge of the internal 
node A may be discharged through the FET chain in 
the input stage depending on the outputs of the previous 
domino circuits. Then the information propagates to the 40 l ~ e l  
next domino circuit in cascade, rippling stage to stage in 
response to clock pulses as in a chain of dominos. will now be described in greater detail. FETs 5 and 8 
Two level-shift diodes D1 and D2 are used between Precharge the internal node A and Predischarge the 
the source of the FET 6 and ground for biasing because output node when the clock high. When that clock is 
the threshold voltage is negative. The level shifting 45 low, FETs 5 and 8 are cut Off. The charge of the inter- 
required between the inverter FET 6 and the output of nal node A thus Produced may be discharged through 
the domino circuit is done by a coupling capacitor c1 to the FETs 1-4 depending on the inputs from a previous 
reduce the delay and power consumption of the circuit. domino circuit, i.e., if all four inputs are high. Thus, the 
The value of capacitance needed depends on the output information Propagates through the domino circuit of 
voltage swing desired, the load capacitance due to to 50 FIG. 2, rippling circuit to circuit as in a chain of domi- 
interconnect lines, and the number of fan-outs. The nos. 
charge stored in the capacitor C1 will be shared by the The inverter stage requires the two level-shift diodes 
output (load) capacitance when switching. The COU- DI and D2 in series with the FET 6,  as noted hereinbe- 
pling capacitor C1 for single fan-out is approximately fore, due to the negative threshold voltage of the FET 
the same as the gate capacitance of the next stage, about 5 5  6.  In order to avoid discharging node A through the 
50 pF. If large load capacitances must be driven, either Schottky barrier of the gate of FET 6 ,  the precharge 
the coupling capacitance must be increased in size to voltage of node A should not forward bias that 
remain comparable to the load, or a static buffer pro- Schottky barrier to cause a substantial gate current. 
vided.-In cases with very long lines or high fan-out, the Therefore, by taking advantage of the negative thresh- 
second option is more attractive. A static source fol- 60 old voltage, the width ratio of the inverter stage is de- 
lower was substituted for the coupling capacitor on our signed so that the output of the inverter is high while 
test circuits and was found suitable as a final level-shift the gate-to-source voltage V,, of FET 6 is around zero 
stage for driving the domino outputs off-chip. Thus, this volts. The necessary level shifting is then done by the 
approach could also be used on-chip for driving large coupling capacitor. However, a static level shift stage 
capacitive loads. 65 may be used to drive an output pad or a large on-chip 
Node A in FIG. 2 is the node which must be pre- capacitive load. The coupling capacitor C1 is provided 
charged to logic high so that the output voltage of the as either a pure crossover capacitor between first and 
inverter stage is low. Here design of the circuit takes second layer metals or a combination of a crossover 
of which are referred to collectively as “the clock.” 
However, this is an artifact of available technology, and 
with a threshold-voltage  process^ only One clock 
be needed. 
Operation Of the 4-inPut AND gate shown in 
4.896.057 
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capacitor and reverse biased Schottky diode capacitor 
to save chip area. 
In order to test the speed of the GaAs domino circuit, 
a chain of 15 two-input domino circuit AND gates 
shown in FIG. 3a was designed and laid out with 1.5 
pm minimuim line width. Some dc voltage control 
signals C1, C2 and C3 were used to electronically change 
the number of propagating stages so that the delay per 
domino circuit could be inferred from differences in 
delay through the gate chain instead of a much more 
difficult and inaccurate direct measurement which 
would include delays in the inverting off-chip driver 
and cables. FIG. 3b is a timing diagram of propagation 
to the output of an inverter following the last AND gate 
while a control signal C1 is present, and FIG. 3c is a 
schematic diagram of the first AND gate (No. 1 in the 
diagram) to which the control signal C1 is applied, Le., 
of a domino circuit with the selectable control input C; 
through a circuit comprised of FETs 9,lO and 11. Here 
it can be seen that the gate of FET 11 is predischarged 
through FET 10 by the clock. If C1 is high (enabled), 
then the gate of FET 11 will be at the logic high voltage 
during the evaluation time. Thus, an output from this 
domino circuit will be produced regardless of the state 
of inputs to the FETs 1-4 shown in FIG. 3c. This dom- 
ino circuit can be used to generate a synchronized out- 
put which will ripple through all subsequent domino 
circuits unless it is blocked by another similar stage in its 
enabled state. 
The minimum propagation delay was found to be 168 
pddomino circuit for two-input AND gates and 200 
ps/domino circuit for four-input AND gates after opti- 
mization of the voltage supplies and clocks. This indi- 
cates that 180 ps/domino circuit for a two-input AND 
gate and 220 ps for a four-input AND gate is easily 
achieved. Because of the nature of the domino circuit, 
the width ratio of the pull-up and pull-down FETs is 
not required for optimization of the noise margin. 
Therefore, an increased number of series connected 
FETs in the input of each AND gate will only increase 
the delay of the AND gate because of increased capaci- 
tance or resistance, and will not cause any circuit mal- 
function until the delay exceeds the storage time of the 
domino circuit. 
It has been demonstrated the domino circuit may 
function as an n-input AND gate implemented by GaAs 
D-mode MESFETs. Measured propagation delays of 
180 ps/domino circuit for a two-input AND gate and 
220 ps/domino circuit €or a four-input AND gate have 
been achieved. The storage time of the internal node A 
was found to be as long as 2-3 ps, which gives a low- 
frequency limit of 100 kHz. It has also been shown in 
FIG. 3c how the FET 11 may be used to synchronize an 
asynchronous control signal C;. This FET 11 may also 
be used to implement an OR function. For instance, if 
the gate of FET 11 receives an input signal V, while the 
four-input FETs 1-4 receive signals W, X, Y and Z, the 
domino circuit forms the logic function V +  W.X.Y.Z. 
Since the chain circuit tested was fabricated in a 
multiproject chip evironment, the devices were not 
optimized for the intended dynamic domino approach. 
The performance of the domino circuit could be further 
improved if the gate length is reduced to 1 pm. The 
simulation results from the 1 pm GaAs MESFET pre- 
dict the propagation delays, 100 and 150 ps for two-and 
four-input AND gates, respectively. Therefore the dy- 
namic domino circuit presents the characteristics of 
high speed and low power consumption with poten- 
6 
tially high noise margin and high yield, which is an 
attractive combination for high-speed circuit applica- 
tions. 
A combination of a plurality of domino AND and 
5 OR circuits can be used to implement complex logic 
functions, such as the carry generation of a 4-bit carry- 
save binary adder, where c;-1 is the carry in from a 
previous 4-bit binary adder stage and ai and b; are the 
adder inputs. The delay from the carry in to the carry 
10 out of the 4-bit carry save adder was found to be 400 ps 
from a simulated test. 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
15 occur to those skilled in the art. For example, the semi- 
conductor material for the dynamic logic gates may be 
other than GaAs, such as silicon. Consequently, it is 
intended that the claims be interpreted to cover such 
modifications and variations. 
20 We claim: 
1. A dynamic logic gate comprised of a plurality of 
metal-semiconductor field-effect transistors each hav- 
ing a source terminal, a drain terminal, and a gate termi- 
nal for control of current flow from said source to said 
25 drain terminal, said logic gate having a first transistor 
connected in series for current conduction with one or 
more data input transistors between a source of bias 
potential and circuit ground, said first transistor having 
its gate connected to a clock pulse source for precharg- 
30 ing an internal node between said first transistor and 
said one or more data input transistors by turning said 
first transistor on during the presence of a clock pulse, 
following which data inputs applied to gates of said one 
or more data input transistors may discharge said inter- 
35 nal node depending on the logic level of said data in- 
puts, and two output metal-semiconductor field-effect 
transistors connected as an inverter having the input 
gate of said inverter connected to said internal node. 
2. A dynamic logic gate as defined in claim 1 wherein 
40 said one or more data input transistors are connected in 
series between said internal node and circuit ground to 
provide an AND binary logic function of said data 
inputs. 
3. A dynamic logic gate as defined in claim 2 includ- 
45 ing an additional metal-semiconductor field-effect tran- 
sistor connected in parallel with at least one of said one 
or more data input transistors to provide an OR binary 
logic function with a data input applied to the gate of 
said additional transistor and inputs to said one or more 
4. A dynamic logic gate as defined in claim lawherein 
only one data input transistor is provided and an addi- 
tional metal-semiconductor field-effect transistor con- 
nected in parallel with said one or more data input 
5 5  transistors is provided with a separate input signal to the 
gate of said additional transistor to form a gate provid- 
ing a logic OR binary logic function with inputs to said 
one or more data input transistors. 
5. A dynamic logic gate as defined in claim 4 wherein 
60 said separate input signal to the gate of said additional 
transistor is provided through two input metal-semicon- 
ductor field-effect transistors connected as an inverter 
between a source of said separate input terminal and the 
gate terminal of said additional transistor connected in 
6.  A dynamic logic gate as defined in claim 5 wherein 
said input inverter is connected between a source of a 
control signal and a source of reference potential inde- 
50 data input transistors. 
65 parallel with said one transistor. 
7 
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chronize said control signal applied to the gate terminal 
of said additional transistor. pendent of said source of reference potential for said 
7. A dynamic logic gate as defined in claim 1 receiv- 
ing data inputs from similar logic gates and transmitting one or more data input transistors, and where said sepa- 
rate input signal is a clock pulse in phase with said clock 5 output logic function signals to similar logic gates in a 
chain, thereby to form a dynamic domino circuit. 
pulse connected to said first transistor to thereby syn- * * * * *  
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